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ABSTRACT
P-type buffer layers of various net carrier concentrations, [NA -No], and thicknesses were
evaluated for their effect on the characteristics of metal semiconductor field .effect transistors (MESFET).
,
Material was prepared using the method of metal organic chemical vapor deposition (MOCVD).
.
Different [NA -Noj levels were achieved by varying the ratio of the arsine to the trimethygallium used
during the growth process thus modifying the incorporation of carbon which is the dominant shallow
acceptor in the material. The material was evaluated using Hall effect measurements, electrochemical
capacitance-voltage profiling and electron beam induced current (EBIC) imaging. Sidegating,
backgating and low frequency oscillation measurements were made on devices to determine the ability of
the various buffer layers to suppress trapping effects at the active channel and buffer layer interface.
Hall effect measurements were found to be adequate when used to c~ntrol the setup of the
growth system, but were not useful for direct measurements of ~FET structures due to the thick
samples required. Electrochemical capaCitance-voltage profiling was found to be adequate for measuring
the extent of the buffer layer depletion, but inadequate for measuring the value of [NA -No]. Although it
was possible to detect a p-n junction depletion region using EBIC imaging, differences in [NA -No] or the
thickness of the layer could not be detected. If the buffer layer was fully depleted to avoid p-n junction
depletion effects and thick enough to avoid space charge limited current (SCL) flow effects, it was found
that it is possible to obtain a sidegating threshold voltage in excess of 4~volts. A simple one
dimensional model incorporating p-n junction depletion effects and SCL current flow effects was found
..........
)0 be reasonably accurate at predicting the effects of the thickness and the [NA -No] value on the
sidegating and the backgating characteristics. For devices with buffer layers which raised the sidegating
threshold, it was found that low frequency oscillations observed in simple amplifier circuits were
"~ .
completely eliminated. It is believed that this elimination is due to the suppression of high field domam
'propagation in the substrate.
1. INTRODUCTION
The high mobility and saturated velocity of electrons in gallium arsenide makes it the ideal
~aterial for many high speed digital and microwave integrated circuit applications. The most widely
utilized transistor device in GaAs IC fabrication has been the metal semiconductor field effect transistor
(MESFE1). However. serious problems related to deep level carrier trapping at the interface of the
active channel of the~~evice and the underlaying material have limited the use of GaAs ICs made with
MESFETs to low volume appli~ations.
Drain current fluctuations of various types have been shown to be the predominant degradation
mechanism in many circuit applications. In both digital and analog circuits. large drain current
reductions are observed when devices. are placed in close proximity to one another. thus limiting the level
of integration[14.19.29]. High power discrete microwave transistors have exhibited long time constant
. / drifts in drain current[13.14]. Monolithic microwave integrated circuit (MMIC) amplifiers are difficult to
"--~
design due to highly variable frequency dependent small and large signal modeling parameters and low
noise MMIC amplifiers are degraded by generation-recombination processes occuring at the interface[5].
Analog and digital circuits of many types have been shown to experience low frequency (LF) oscillations
in drain current similar to those observed in discrete power transistors[20,29]. In various studies. all of
these anomalous characteristics have been shown to be the result of deep level trapping at the interface of
the channel and the underlaying material[I.l.12.13.14.20].
The use of a p-type epitaxial buffer layer or implant has been shown to eliminate most of the
characteristics just described. The shift in the Fermi level at the interface caused by the p-type buffer
\.,
'layer modifies the charge balance of the junction and creates a potential barrier to electrons in the
channel. Deep level traps are no longer predominant in the charge balance of the junction and
fluctuations of the depletion region due to the filling and emptying of these traps. does not occur.
Electrons which manage to penetrate the depletion region are quickly swept out of the region by the high
2
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electric field and are not trapped before exiting the region due to the shifted Fenni level. Consequently.
generation-recombination noise is suppressed[5.6].
The method of rh~tal organic chemical vapor deposition (MOCVD) has been shown to be a
highly desireable method for producing material for large volume MESFET applications. The ability to
precisely control layer thicknesses and electrical characteristics with MOCVD makes it more promising
than conventional liquid phase epitaxy (LPE) or vapor phase epitaxy (VPE) and the ability to grow on
multiple wafers at atmospheric pressure makes MOCVD more promising than the more sophisticated
method of molecular beam epitaxy (MBE)[21.22].
An important technical benefit of MOCVD is the ability to tailor the electrical characteristics of
a nominally undoped buffer layer by varying the ratio of the gas flow of the arsenic precurser to the
gallium precurser(V/III ratio). Provided the starting material is low in shallow donor impurities. it is
possible to grow layers with net carrier concentrations that ~ either p-type or n-type depending on the
,
V/III ratio chosen. The V/III ratio effects the level of carbon incorporation into the material during
growth. Carbon is the dominant shallow acceptor in the material and easily compensates the low levels
of shallow donors in the material. This effect has been well known for many years. but has only recently
become reproducible due to the availability of ultra-pure trimethylgallium[8].
In this study. the effects of a p-type buffer layer grown by MOCVD on the characteristics of a
MESFET were evaluated. The thickness and the net carrier concentration of the buffer layer were
systematically varied and the interface characteristics were detennined through five measurements.
Electron beam induced current (EBIC) measurements and electrochemical capacitance-voltage profiles
were made on samples prior to processing to detennine the nature of the p-n junction fonned.
Sidegating. backgating and simple amplifier circuit measurements were made to detennine the
,.
effectiveness of the junction in eliminating deep level trapping effects. These results are compared to a
simple model of the buffer layer effects based on space charge limite~~ current flow theory and simple p-n
\
junction theory.
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2. THEORY AND LITERATURE SURVEY
INTERFACIAL PROBLEMS
The majority of the problems previously described have been attributed to the peculiarity of the
active channel interface with the underlying semi-insulating gallium arsenide buffer layer or substrate.
Table I summarizes the various phenomena which have been observed.
Characteristic Reference
Backgating Itoh[12], Kocot[l3],
Miersrl51. Yokovamaf221
Sidegating Kocot[13], Miers[l5],
Wa2erf211
Self-Side~atin~ " Wa~erf211
Drift in Drain Current Itohrl21. Kocotr 131
Low Frequency Drain Current Miller[16]. Wager[21]
Oscillation
Frequency Dependent Output Canfield[6]
Conductance
Low Frequency Generation- Canfield[5]
Recombination Noise
Table 1 • MESFET CharacteristicsAssociated with Interfacial Junction
The drain current of a MESFET can be altered in several ways other than by varying the gate
voltage" The two additional electrodes shown in figure 1 will also alter the drain current of a MESFET.
Applying a negative bias to an adjacent ohmic contact above a certain threshold voltage causes a severe
reduction of the drain current. This phenomenon has become known as "sidegating." Similarly, applying
a negative bias to the substrate or back of an individual chip has the same effect and is often tenned
.r-
IIbackgating. II Also shown in figure 1, the leakage current from the additional electrode to the FET
increases rapidly at a distinct threshold voltage corresponding to the well known trapped filled limit
voltage (V11'L) and, simultaneously. the drain current of the MESFET is drastically reduced.
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Figure 1·(a) Sidegating and backgating configurations (or a typical MESFET
structure and (b) Electrical sidegating characteristics (or a typical
MESFET.
Several investigators have reported frequency dependent MESFET characteristics. Wager and
McCamant[29] found a frequency dependent phenomenon they termed "self-sidegating." They found
that when they swept the drain bias to a peak voltage and back to zero again at high enough frequencies
there was a hysterisis in the drain current characteristics. Similarly. Canfield et. a1.[6] found that the
output conductance of a MESFET is frequency dependent. As the frequency is increased. the output
conductance also increases. These frequency dependent phenomena have been found to vary
significantly from wafer to wafer making accurate circuit performance simulations nearly impossible.
Low frequency problems with MESFETS have also been reported by many
researchers[11,14,20,29]. The drain current of discrete power'MESFETs has been found to vary over
time with periods as large as 10 minutes[ll]. These low frequency oscillations are typically sensitive to
5
both light' and temperature conditions. It is genetally accepted that these low frequency phenomena are
the result of domain formation and propagation in the semi-insulating GaAs substrate. Often the
"frequency. amplitude and sensitivity of the oscillation to circuit biasing is characteristic of a particular
wafer. The layout of the circuit can also have a profound effect on the nature and degree -of the
oscillations observed.
INTERFACIAL CHARACTERISTICS
To understand the behavior of a MESFEr it is important to understand the nature of the junction
between the active channel and the buffer layer or substrate. As shown in figure 2, there is a charge
balance which occurs at this junction. Electrons from the highly doped active channel layer diffuse into
the low doped buffer layer or substrate. These diffused carriers leave behind a depletion region with a
Active Layer (n)
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@ @ @ @
e e e e e
e@e@e@e@e
SemI-InSUlating Substrate or
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e e e e e
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@ -Neutral Deep Donor
(b) P-type Buffer
Figure 2 - Cbarge balance at cbannel interface. (a) MESFET with 0- buffer layer
and (b) MESFET witb p-type buffer layer.
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fixed positive charge which must be balanced by negative charge in the buffer or substrate side of the
junction. Both the buffer layer and the substrate must obey the three level model for semi-insulating
GaAs:
and.
(Equation 2.la)
(Equation 2.lb)
where NA, ND and N+ DD are the shallow acceptor, shallow donor and ionized deep donor co,ncentrations,
respectively. As electrons diffuse into the semi-insulating material. they are trapped by the ionized deep
donors, typically EL(2), and the net fixed charge becomes negative due to the excess ionized shallow
acceptors.
For comparison purposes. consider the similar interface of the abrupt p-n junction. Electrons
diffuse from the n-type material into the p-type material and combine with excess holes to fonn a space
charge region. . The space charge region involves balance between only electrons. holes. ionized shallow
)
acceptors and ionized shallow donors: Mid-bandgap deep levels are sufficiently above or below the
Fenni level so that their occupancy is constant despite diffusion of free carriers.
Although the equilibrium characteristics of the two types of junctions are similar. the transient
responses are quite different. For both a p-n junction and an nln- junction, a reverse bi~ will cause an
increase in the width of the depletion region and a forward bias will cause a decrease in the width of the
depletion region due to a decrease or an increase in the potential barrier. respectively. However. the
nature of the transient in attaining the equilibrium condition with the new external bias conditions is quite
different. Changes to the p-n junction induce additional net diffusion of free carriers and recombination
of holes and electrons. Both processes occur very quickly and thus the response is nearly instantaneous.
For the nln- junction. additional electrons diffuse into the semi-insulating material and must be trapped
by mid-bandgap traps for equilibrium to be obtained for negative biases and electrons must be released
7
by the traps for equlibrium to be reached in the' case of forward biasing. In both cases. the required
processes are relatively slow and cause highly transient behavior in the device[29].
When an ohmic contact is placed in close proximity to a MESFET and a negative bias is applied
to the contact. a leakage current to the channel results. As electrons are injected into the semi-insulating
material the traps become filled. Once all the traps are filled. the conduction becomes space charg~
limited (SeL). The filling of the traps in the depletion region beneath the gate creates a large negative
charge and tends to pinch off the FET. This effect. known as "sidegating." is accompanied by a large
increase in the leakage current as described by SCL theory[15]. This same effect can be caused by a
contact made to the backside of the wafer and is termed "backgating." A third effect known as "self-
sidegating" has also been detected[29). Electrons injected from the channel into the semi-insulating layer
fill traps at the interface and cause a temporary reduction in the drain current. If the frequency of the
signal applied to the FET has a period less than the time required for the traps to release the electrons. the
saturation current of the FET is reduced.
DOMAIN PROPAGATION AND LOW FREQUENCY OSCILLATIONS IN GaAs INTEGRATED
CIRCUITS
The existence of low frequency (LF) oscillations in GaAS ICs has been shown to be the result of
the propagation of high field regions from an adjacent contact to a MESFET channel. Regions of high
resistivity and subsequently high electric field known as "domains" are formed at the adjacent contact.
travel through the semi-insulating material and are anhilated at the channel interface. During the
anhilation of the domain there is a temporary pinching of the channel due to a disturbance of the junction
equilibrium as described earlier in the discussion of sidegating. After the anihilation of the domain.
another domain is formed at the negative contact and eventually travels to the channel and again
temporarily pinches the channel. A periodic process is established and thus a low frequency signal is
imposed on the MESFET output which may be further amplified in the circuit. The frequency and
~
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amplitude of this signal is highly 'dependent on the geometry of the circuit and the eleclrical properties of
the semi-insulating material[20].
To understand the dependence of LF oscillations on geometry and material properties. an
understanding of the details of domain fonnation and propagation is necessary. Consider the simple case
of a piece of semi-insulating GaAs with an ohmic contact on each end as shown in figure 3. A potential
I
is placed across the two contacts and the resulting current flow is measured. Initially, when the field is
less than 100 V/cm the resulting current is proportional to the voltage. As the voltage is increased, the
sample shows three distinct regions of behavior. First. the current in the sample stops increasing with
increasing voltage. Second. there is an abrupt reduction- in the current flow and third the sample regains
its original saturated current level. This process is repeated with a period ranging from several seconds to
tens of seconds depending on the sample and the ambient conditions.
~ ~
HIgh Aeld Domain Region
e .Ionized Acceptor @ .Neutr1!l Deep Don«
Figure 3 . Domain Propogation in Semi·Insulating GaAs
Northrop et. al.[23,24,25.26] proposed a mechanism to explain the behavior just described.
Consider the simple case of figure 3. At the negative ohmic contact there is a high eleclric field region.
Mid-bandgap traps such as EL(2) which have occupancies which are voltage dependent cause an
9
\extraction of the free carriers. This results in an even higher electric field which causes greater voltage
enhanced trapping. Further increases in the applied vOltafe result in an increased depletion region.
Eventually, due to the large size of the depleted region. current flow throogh the sample becomes
dominated by thermally generated carriers in the depleted region rather than injected carriers from the
contact. At this poi9t. the current is no longer dependent upon the applied voltage and the current
appears saturated. Also, the current is no longer due only to the majority electron carriers. Electr~ns and
holes are generated- in equal numbers by thermal processes. Because electrons have a much greater
mobility than holes they have no difficulty diffusing to the positive end of the domain before being
trapped. However. holes are greatly effected by trapping. When the diffusion time of the holes to the-
negative electrode becomes comparable to the lifetime of a hole due to trapping. a net positive charge
results near the negative electrode. This decreases the field at the negative electrode and the maximum
,
field is now displaced from the contact -region. The current in the sample decreases at this point until
electrical neutrality is achieved. If the voltage is maintained in the sample. the electrons will continue to
traverse the depletion region more quickly than the holes and the domain. travels from the negative
electrode to the positive electrode. Obviously, the velocity of the domain is highly dependent on the
mobility of the electrons and holes and their respective lifetimes in the depletion region. Consequently,
the nature of domain propagation in materials tends to be highly dependent on the quality of the material
being tested.
The frequency of the oscillation observed in the drain current of the MESFET is dependent upon
the velocity of the domain and the distance it must travel before being anhilated. The velocity of the
domain is dependent on at least the four variables just described. In addition. parameters such as
temperature have a profound effect on the four variables. The distance the domain must travel is
dependent upon the circuit configuration chosen. In the simple example just described. the distance is
merely the distance between the two contacts. In the case of an integrated circuit. the geometries can
become very complex and difficult to analyze.
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P·N JUNCTION' AS ASOLUTION TO THE INTERFACIAL PROBLEMS
Investigators have proposed and shown, that the use of p-type buffer layers may be effective in
J
reducing or eliminating interfacial trapping effects[3,4,6.12]. When the n-type channel is in contact with
a p-type buffer layer. a potential barrier is created which does not allow electrons to be injected into the
depletion region between the two layers. Additionally, the Fermi level of the p-type material is well
below the midgap traps which have been shown to be the cause of the interfacial transient problems. As
described earlier, the charge balance which occurs at a true p-n junction does not involve balance
between partially occupied deep levels as is the case for semi-insulating material. Any changes to the
potential of one of the MESFET electrodes or an adjacent electrode will cause very fast chahges to the
junction equilibrium state.
As early as 1980, Itoh and Yanai[12,13] showed that the use of a p-type buffer could reduce the
long term drift seen in many devices as well as minimizing the effects of substrate biasing on the drain
current. Deep level transient spectroscopy (DLTS) measurements of a structure i,ncorporating a p-type
buffer layer did not show any evidence of long time constant traps, while structures with n-type buffer
layers had transients with time constants on the order of 10 minutes. Unfortunately, the structure they
used showed serious drain current reductions if the buffer layer was biased. They did not make any direct
measurements of sidegating.
Canfield et. al.[5.6] fabricated an ion implanted MESFET with beryllium implanted layers above
and below the active channel layer. Their devices had perfectly flat DLTS scans while devices without
the beryllium implants showed peaks which they had previously shown to cause drain conductance
transients. They measured the output conductance over a range of frequencies and found that buried
channel MESFETs showed no change in output conductance with frequency while non-buried devices
showed increasing output conductance with increasing frequency. They made noise measurements for
both types of devices and found that buried channel devices did not show any noise other than the
expected Ilf noise. Non-buried channel devices had low frequency noise associated with biasing near
pinchoff on the gate and near the knee voltage on the drain. They also showed characteristic bumps in
II
the noise versus frequency plot associated with generation-recombination noise. No measurements were
reported on the sidegating or the backgating of their devices.
Many researchers have found significant advantages from using either epitaxially grown or ion
implanted p-type buffer layers. Despite the multitude of reports on the elimination of transient effects.
r very few researchers have reported on the magnitude of the sidegating or the backgating effect with these
techniques. Itoh and Yanai[12] showed that with epitaxially grown buffer layers they could eliminate
backgating and eluded that sidegating may actually get worse. None of the ion implantation researchers
reported any change in the sidegating or backgating characteristics.
MOCVD AS ATECHNIQUE FOR THE GROWTH OF P·TYPE BUFFER LAYER MESFET
STRUCTURES
The method of metal organic chemical vapor deposition (MOCVD) is a promising technique for
the high volume commercial production of GaAs MESFETs. The ability to grow on multiple wafers
simultaneously and the ease with which systems can be scaled up to large diameter substrates makes
MOCVD more practical than the more technically sophisticated molecular beam epitaxy (MBE) systems.
Vapor phase epitaxy (VPE) has been the mainstay of the MESFET industry for many years and has many
of the same high volume advantages as MOCVD. however. thickness and doping control are far superior
in MOCVD. Additionally. p-type dopants are difficult to control in VPE reactors while MOCVD offers
the ability to vary the carbon incorporation to achieve p-type doping[21,22].
Growth by MOCVD is typically accomplished using trimethyl gallium (TMGa) and arsine
(AsH3) as the starting materials. AsH3 is transported via a hydrogen mixture and TMGa is transported
via a hydrogen flow through a constant temperature bubbler system. Both gases are injected into the
reaction chamber at room temperature where inductively heated substrates are held on a rotating
susceptor. Both the TMGa and AsH3 are adsorbed onto the surface of the substrate and react to form
12
GaAs and CH3 which is then desorbed from the surface. N-type doping is typically achieved using a
calibrated silane gas flow.
The electrical characteristics of unintentionally doped GaAs grown by MOCVD are detennined
by several major factors[8]. The purity of the source stuting materiats is of utmost importance.
<-
Recently. the availability of high purity TMGa has made it possible to produce extremely low carrier
concentration GaAs buffer layers. Using ultra-pure TMGa. Nakanisi et. al.[22] were able to produce
microwave MESFETs which were comparable in perfonnance to those produced by the more common
VPE method. They found that the effect of the ratio of AsH3 to TMGa flow, better known as the V/III
ratio. becomes more pronounced and reproducable with the improved stuting material.
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As shown in figure 4. the net carrier concentration of unintentionally doped GaAs is dependent
upon the VillI ratio and can be varied between approximately I x 1016 cm-3 p-type and I x 1016 cm-3 n-
type. The dominant shallow acceptor in the material has been shown to be carbon which is incorporated
during the pyrolysis of TMGa during the growth process. while the shallow donor impurities have been
identified as silicon and other donor impurities found in the TMGa. Memmert and Yu[18] have shown
through pulsed molecular beam and time-resolved mass spectrometry that the effect of the Vlln ratio is
due to an acceleration of the desorption rate of the CH3 radical by increased concentrations of AsH3' As
the CH3 radical is removed more quickly, the chances of incorporating carbon into the material is
reduced and the net carrier concentration becomes less p-type. Eventually, the carbon incorporation rate
drops to a level where the shallow donors from the TMGa dominate the material characteristics. If the
TMGa purity is controlled, these properties of the growth can be used to produce buffer layers of a
desired carrier concentration simply by varying the VillI ratio appropriately.
The effect of the V/III ratio has been exploited in this investigation to produce MESFET
structures with p-type layers in the 1 x 1014 to 7 x 1015 cm-3 range. This range has not previously been
investigated by other researchers. The thickness was also investigated to gain a clear understanding of
the effect of a p-type buffer layer on a MESFET.
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3. EXPERIMENTAL
A three layer MESFET structure was used for all of the experiments in this investigation. As
shown in figure 5, the first layer grown on the substrate was a p-type buffer layer with a thickness and net
carrier concentration as specified in the particular experiment. The second layer was an n-type active
layer to form the transistor channel with a net carrier concentration of I x 1017 cm-3 and a nominal
thickness of .30 pm. The third layer was an n-type contact layer with a net carrier concentration of 1.5 x
1018 cm-3 and a thickness of .10 pm.
Contact q-
Active Layer q-
Buffer Layer ~
== =
SemI-Insulating Substrate
1.5)( 1018 cm-3
1)( 1017 cm'3
p-type Buffer
(variable)
1 T
Figure 5 • MESFET structure used in all experiments.
Three experiments were performed to determine the effect of the buffer layer characteristics on
the MESFET. In the first experiment, the net carrier concentration, [NA - NoJ, of the buffer layer was
varied over the widest possibl~ range of the growth system (I x 1014 - 7 x 1015 cm-3) while the thickness
was held constant at 1.75 pm. In the second experiment, both the thickness and the [NA - No] value were
varied. Three [NA - No] values (5 x 1014.7 X 1014 and I x 1015 cm-3) and three thicknesses (1.0, 2.0 and
3.0 pm) were used in a matrix of nine wafers. In the third experiment, to determine the best possible
thickness of the buffer layer, the thickness was varied between 1.0 and 2.0 pm in increments of .25 pm
with a fixed value of 5 x 1014 cm,3 for [NA - No].
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MAr~RIAL PREPARAnON
All material in this investigation was prepared using the technique of metal organic chemical
vapor deposition (MOCVD). Growth was performed at Epitronics Corporation in a vertical flow reactor
manufactured by Spire Corporation. A susceptor which holds five two inch substrates was used. Two
inch LEC semi-insulating undoped substrates were used for all experiments. Arsine and trimethylgallium
were used as t~e arsenic and gallium sources. respectively.
Doping for the n-type layers was accomplished using a silane flow in the reactor system. Carrier
concentrations of these layers were measured by electrochemical capacitance-voltage profiling on a
Polaron PN4300 Profile Plotter and hall effect was used to determine the net carrier concentration and
. -
mobility of the buffer layers. Growth conditions for both n-type layers were chosen which yielded the
highest possible mobility for the active layer.
The ratio of the arsine flow to the trimethyl gallium flow (VillI ratio) was used to control the
background level of carbon and thus obtain the desired net carrier concentration in the buffer layer. Net
carrier concentrations and mobilities were determined by performing hall effect measurements on a thick
single layer sample (15 JIm) grown prior to all experiments. In this way. the net carrier concentration
could be varied from I x 1014 to 7 x 1015 cm-3. Experiments were limited to the p-type range of VillI
ratios possible in the system.
All thicknesses were controlled by growth rate samples made prior to each experiment. The
thick layer grown for [NA-No] measurement was cleaved and stained to determine its thickness and thus
the growth rate in the system. From this data. the appropriate time for growth of the individual layers
was calculated. In the case of the n-type layers, these thicknesses could be confirmed using the Polaron
profile obtained for each wafer. Unfortunately, due to depletion and junction effects. the buffer layer
thicknesses could not be measured directly for verification. 'I
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MATERIAL MEASUREMENTS
Three methods were employed to characterize the buffer layers used in the experiments. As
described earlier, Hall effect measurements were made on thick samples grown prior to the MESFET
structures. This ensured that the buffer layer was p-type and had the appropriate net carrier concentration
desired. Unfortunately. this method requires a thick sample and could not be used as a direct
measurement on the wafers used in the study. In an attempt to make direct_measurements of the p-type
buffer in the MESFET structure, electrochemical C-V profiling and electron beam induced current
techniques were employed.
Electrochemical C-V profiles were made using a Polaron PN4200. These measurements were
made directly on the wafers which were processed for device measurements. Light activated etching was
used with tiron as the electrolyte. Measurements were taken at 100 angstrom intervals. Capacitance and
conductance versus voltage measurements were taken at every layer and at every interface during the
profiling. The profiling was continued until no more dissolution current could be drawn at the maximum
lamp setting.
Electron beam induced current measurements were made to determine the electric field
distribution of the depletion region. Samples were mounted with the epitaxial side down on sapphire
disks with wax and then thinned to 125 pm using a solution of sulfuric acid. hydrogen peroxide and
water. After demounting and dewaxing the samples. contacts were formed on both sides of the wafers
using soldered indium paste. Small samples were cleaved and quickly placed into the SEM with the
cleaved edge perpendicular to the electron beam. Samples were connected to the amplifier circuit as
shown in figure 6. The sample was scanned and the EBIC current resulting was used to create images of
the electric field in the samples.
17
Electron aeam
Figure 6 • Electron beam induced current system used to measure electric field in
samples.
DEVICE and CIRCUIT FABRICATION
Device measurements were made on field effect transistors with .a recessed gate structure as
shown in figure 7. Isolation was achieved with a combination of wet chemical etching followed by an
oxygen implantation and anneal. Ohmic contacts were then formed by evaporation of Au/Ge/Ni/Au
followed by alloying at 400 °C. The gate was patterned and recessed with a wet chemical etch to achieve
a current necessary to make depletion mode MESFETs. Ti/Pt/Au was evaporated to form the gate
contact.
1.5.1011 ",,·3
'.1011 ",,3
m . orwn.e COt1tIlClUote:l
o . aataNotzl
Figure 7 • Device used to make sidegating and backgating measurements.
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For circuit fabrication. an additional enhancement mode MESFET was fonned in the ·same way
that the depletion mode MESFET was fonned. A final metal (Ti/Pt/Au) inte.rconnect and bonding pad
layer was then deposited. The circuit chosen for test was a two stage amplifier circuit which is known to
be very sensitive to low frequency oscillations during high frequency operation. These oscillations
appear during elevated temperature testing of the circuit at approximately 45°C. As the temperature is
Jncreased. the frequency and amplitude of the oscillation increases until the circuit no longer functions
properly. These oscillations are believed to be trap related due to their extreme temperature sensitivity.
~ .
To test circuits at high frequencies. twenty chips from each wafer were mounted onto film integrated
circuits (FIC) and tested over the temperature range of 25 to 80°C.
DEVICE MEASUREMENTS
Figure 8 illustrates the test pattern used to measure the sidegate characteristics. A single
MESFET was used with a large isolated ohmic contact spaced 3.5 pm away serving as the sidegate. An
Hp 4145b Semiconductor Parameter Analyzer was used to make the measurements. The source to drain
voltage was fixed at 2.5 volts and the gate voltage was fixed at 0 volts with respect to the source. The
sidegate voltage was swept from +42 to -42 volts with respect to the source. The resulting drain and
sidegate currents were measured. Three measurements were mllde on each wafer at the top. middle and
the bottom.
To measure the effect of temperature on the sidegating characteristics. a Wentworth probe
station with a variable temperature chuck was used. Again an Hp4145b Semiconductor Parameter
Analyzer was used to make the measurements. The source drain voltage and the gate voltage were again
kept at 2.5 and 0 volts. respectively. The temperature of the chuck was varied from 30 to 100 °C in 10 °C
intervals. At each temperature. the drain current versus the sidegate voltage was measured.
Backgating measurements were made using the same system that was used for sidegating
measurements. Instead of sweeping the sidegate voltage. a contact was placed on the gold plated chuck
19
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"of the probe station and the chuck voltage was swept. The back of the wafer was contacted using
soldered indium. No backgating measurements were made at elevated temperatures.
Figure 8 . Configuration or sidegate test pattern.
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4. RESULTS
I. EXPERIMENT #1
A. Electrochemical Capacitance-Volta,ge Profiling
Polaron profiling was used to detennine the nip junction characteristics of the samples. If an
ideal nip junction is present in a sample. there will be two observable characteristics during the prpfiling.
First. n-type material is photosensitive and requires only illumination for a dissolution current to flow.
P-type material is not photosensitive and requires the use .of a bias voltage for current to flow.
Consequently, if illumination is applied with no bias voltage during the etch profiling of the n-type layer.
the dissolution current will drop off precipitously as the etch progresses near the interface of the p-type
layer. When all the n-type material is removed. the current will not continue to flow until a bias is
applied to etch the p-type layer. The second observable characteristic of an nip junction is a large
apparent increase in [NA-N0] at the junction interface. This increase is a result of the capacitance of the
nip junction adding to the capacitance between the electrolyte and the sample. Since the
electrolyte/sample capacitance is used to calculate [NA-No] and the measurement cannot distinguish
between the two components of the capacitance, the value of [NA-NoJ is incorrectly calculated to be
much larger[1,7).
Table 2 and figure 9 summarize the results for experiment #1. Samples 751 and 510 showed
both characteristics of an nip junction while samples 497 and 507 showed none of the characteristics.
Samples 751 and 510 had greatly decreased dissolution currents and increased [NA-NO] values as the
junction was approached during the profiling. Samples 497 and 507 had large depletion depth increases
in the buffer layers with no increases in the values of [NA-No]. The dissolution current decreased. but
not by more than would be expected for a low doped n-type buffer layer or semi-in~ulating substrate.
These results can be understood by considering the equilibrium depletion depths of the four
samples. The calculated depletion depth§' for samples 497 and 507 are 2.0 and 3.3 microns. respectively.
These large values are due to the relatively low values of [NA-No] in the samples. Since the buffer
21
to layer for all samples in this experiment was fixed at 1.75 microns. samples 497 and 507 were completely
depleted under equilibrium conditions. Due to carrier diffusion from the highly doped n-layer. the
electron concentration in the buffer layers could have been high enough to sustain a dissolution current.
For such low values of [NA-No]. the junction capacitance is low and does not contribute significantly to
the electrolyte/sample capacitance measurement. . Thus. there is no rise in the [NA-No] curve as the
junction is profiled. Samples 751 and 510 have calculated depletion depths of only 1.0 and 1.1 microns.
respectively. Therefore. a significant thickness of the p-type layer is left undepleted at zero junction bias
and the cbaracteristics of an nip junction are easily detected. The higher values of [NA-NO] make the
effects of the nip junction capacitance on the measured value of [NA-No] very pronounced.
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Figure 9 - Electrochemical capacitance-voltage doping prordes for experiment #1.
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Run [NA-Nn] Thickness NIP Depth ~ Idss (VSG)Threshold Low
Number Frequency
(cm-3) (pm) (pm) (mA/mm) (volts) OsclIIations
751 7 x 1015 ' 1.75 0.8 >120 <-14 n/a*
510 1 x 1015 1.75 2.1 11 <-14 No
497 3 x 1014 1.75 None 0 -5 . Yes
507 I x 1014 1.75 None 0 -5 Yes
* Functioning circuits could not be obtained for testing due to severe Idss problem.
Table 2 - Polaron, sidegating and LF oscillation results for experiment #1.
B. Sidegating
Figure 10 shows Idss as a function of the sidegate voltage for all four samples in the experiment.
As shown, samples 507 and 497 have very similar characteristics with sidegating threshold voltages of -5
volts. These characteristics are very similar to those observed for MESFETs fabricated with n-type
buffer layers. The Idss reduction begins at a distinct threshold voltage and continues until the device is
pinched off, This effect is accompanied by a rapid increase in the leakage current from the sidegate
electrode to the MESFET.
Samples 510 and 751 show strikingly different characteristics from samples 507 and 497.
Beginning immediately at the application of any negative sidegate bias. Idss is reduced. For sample 510,
with a large nip junction depth of 2.1 microns. the total I dss reduction is small at approximately 11
mNmm. For sample 751, with a very small junction depth of 0.8 microns, the total Idss reduction is
severe and actually pinches the devices off. For sample 510, no sidegate threshold resembling the
mechansism of samples 507 and 497 was detected. After the initial Idss reduction. there was no current
reduction out to the most negative voltage tested of -14 volts. Since sample 751 was pinched off with
small negative voltages. no detennination coUId be made of the threshold voltage for the mechanism of
samples 507 and 497.
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C. Low Frequency Oscillations
Table 2 shows the results of circuits tested for low frequency oscillations from the four
categories in the study. Circuits from samples 507 and 497 exhibited low frequency oscillation problems.
This result is not surprising considering the lack of an nip junction in the Polaron profiles of these
samples and the calculated depletion depths which are much larger than the buffer layer thicknesses.
None of the circuits tested from sample 510 showed signs of LF oscillation problems. The Polaron
profile of this sample detected the presence of an nip junction at more than two· microns into the
structure. Sidegating results confmn that this sample contained a nearly depleted nip junction. Sample
Sample 507
[NA - No] = 1 X 1014 cm-3
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Figure 10 . Sidegating results for experiment #1.
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751 had such a severe reduction of Idss at very small negative sidegate voltages that circuits on the wafer
did not function. Therefore. no detennination could be made of the propensity for LF oscillations in
sample 751.
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rn. EXPERIMENT In
A. ,Electrochemical Capacitance-Voltage Profiling
Table 3 summarizes the buffer layer charactrristics of the samples used in experiment #2. The
Polaron profiles of the nine wafers are shown in figures 11 - 13. Two interesting conclusions can be
drawn from the profiles. First, as the thickness of the buffer layer is increased for a given value of
[NA-NO]' the apparent NIP junction depth decreases. Second, as the value of [NA-NO] is increased. the
apparent junction depth decreases.
Run [NA"ND] Thickness
Number (cm-3) (um)
1108 1 x 1015 1.0
1113 1 x 1015 2.0
1106 1 x 1015 3.0
1115 7 x 1014 1.0
1110 7 x 1014 2.0
1111 , 7 x 1014 3.0
1116 5 x 1014 1.0
1114 5 x 1014 2.0
1107 5 x 1014 3.0
Table ~ "Summary of buffer characteristics for experiment #2.
These results can be understood by considering the effect of series ,resistance on the capacitance
measurement made by the Polaron profiler. The sample is modeled as a capacitor with a parallel
conductance path. The capacitance value is used to calculate the value of [NA -No] and the depletion
depth. During the profile. this model is adequate for the highly conductive n-type layers where the series
resistance is low and leakage current through the electrolyte/sample junction is high. However, in the
vicinity of the buffer layer, the series resistance becomes very high and the leakage current becomes very
low. Consequently. a more appropriate model for measurements in the buffer layer would be a series
resistance model. These two models are shown in figure 14.
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27
1.0 um
. . 2.0 um
U1a ., , , " '''3:6 .~~.
c
o
g U15
e
n
t
r
t 1E14
i
o
n
N
e
t
C
a
r
r\) i
e
r
lEi?
1E16
• -.1
•••• ~•••••••••••• ,0, ••••••••••••••••••• 00 ••••••••••••••••••
. .
~ ••••••••••• 0•••••••••••••••••••••0 ••••••••••••••• : ••
~. . ,,:'
••••••••• °
0
., ••••• '0' •••••1•...•. :':':;O-¥'-'.'J''-':'' .
"'. :",
. i.,.:
I .....
.. ,
1£13
. .
................. '0'··················· "0'·················
Depth (um)
~
Figure 12 • Polaron profiles for samples in experiment #2 with [NA.Nn] equal to 7 x 1014.
""'--
28
321
............................................
· .
.............', ,' .
\
· .
. . . .. .~\ ' , ' .
:~
\
"\' /l'
.." , , t - .
',.\
", \:..__: I
3 :.:,":,. - ~ - ... '- J
· .... .: .
o •••••• ,0 •••• I':.: ':: .:., .
". . .
.... ....
......
~ 1.0 um
· . 2.0 um
.........................................................
· . - .' 3.0 um
1E12 l--Io---L._.l-.-.....L.J,,-J.._I...-...J.----'- I-.-..J.--.L.--J_.J--L..--J
o
U18
1£13
c
o
n
c 1115
e
n
t
r
t 1114
i
o
n
N
e
t
C ill?
a
r
r
i
. e lU6
r '
Depth (urn>
Figure 13 - Polaron profiles for samples in experiment #2 with [NA-NnJequal to 5 x 1014.
29
Cjunctlon
Cjunctlon
R series
R parallel
Figure 14 • Series and paraUel resistance models for measurement of junction
capacitance.
The Dissipation factor, D, can be used to estimate the error in the measurement of the depletion
depth due to series resistance[7]. D is defined as:
D= Rs'C (Equation 4.1)
where Rs and C are the series resistance and the capacitance of the circuit being meaured, respectively.
Figure 15 shows the magnitude of the error in the depletion depth as a function of the D factor. Tables 4
through 6 show the values of the NIP junction depths, the peak D factors and the corrected NIP junction
depths for the nine samples. A clear trend is obvious from the data. As the value of [NA-NO] is
increased, the D factor decreases and as the thickness of the buffer layer is increased. the D factor
decreases. These results are simply a consequence of changes in the series resistance of the buffer layer.
As the buffer layer is increased in thickness or the value of [NA-No] is increased, the resistance of the
buffer layer is reduced and thus the D factor is decreased. Therefore, the mosl accurate values of the NIP
junction depth are obtained for the highest values of thickness and [NA-No] while the most inaccurate
values are obtained for the lowest values of thickness and [NA-No].
30
Comparing the values for the corrected NIP junction depths in table 6 shows that the junction
depth still appears to be dependent on the value of [NA-No] even with corrections for series resistance.
This is most likely the effect of the NIP junction capacitance on the measurement of the
electrolyte/semiconductor capacitance. The Polaron measurement can not distinguish between the two
components of the capacitance. Consequently, the value for the electrolyte/semiconductor junction is
higher than its actual value. For samples with higher [NA-N0] values, the NIP junction capacitance is
higher and the calculated value of the depletion depth is underestimated.
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Figure 15 . Error in depletion depth vs. dissipation ractor.
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NIP Junction Depth
Thickness (pm)
[NA - No] 1.0 2.0 3.0
1 x 1015 none 1.2 1.0
7 x 1014 none 1.6 1.3
5 x 1014 none 2.1 1.7
Peak Dissipation Factor
Thickness (pm)
[NA • No] 1.0 2.0 3.0
1 x 1015 1.20 0.95 0.80
7 x 1014 1.60 1.50 U5
5 x 1014 none 1.55 < 1.20
Corrected NIP Junction Depth
Thickness (pm)
[NA-NO] 1.0 2.0 3.0
1 x 1015 none 0.79 0.71
7 x 1014 none 0.74 0.73
5 x 1014 none 0.85 0.89
Tables 4 - 6 - NIP Junction Depth, Peak Dissipation Factor and Corrected NIP
Junction Depth for all wafers in experiment #2.
Dissolution currents for all samples behaved as would be expected for NIP junctions. As the
junction was approached in the profiling. the dissolution current began to drop quickly due to the lack of
free electrons in the depletion region of the NIP junction. The effects of series resistance previously
described are also evident in these profiles. All nine dissolution profiles are shown in figures 16 - 18.
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B. Electon Beam Induced Current
EBIC analysis confmned the existence of a space charge region in the samples. Unfortunately,
only seven of the nine samples produced EBIC signals. Interestingly, the three 1.0 pm thick samples all
showed space charge regions. Considering this fact. it can be assumed that the two samples which
exhibited no signal were prepared or tested incorrectly. Although it was interesting to detect the space
charge regions, no quantitative or qualitative difference could be detected between the samples. The
SEM-EBIC images are shown in figures 19 - 21.
C. Sidegating
Figures 22 and 23 summarize the sidegating results for the nine samples in experiment #2.
Examination of the graphs indicates that there are two distinctly different sidegating mechanisms present
in the samples. The first mechanism has a characteristic sidegate threshold voltage of approximately -7
volts and the drain current is always reduced to zero within several volts of the threshold. The second
mechanism has a constant threshold voltage of 0 volts but the drain current is not always reduced to zero.
Shown below in table 7 is the characteristic threshold voltage. VSG' for the first mechanism and the
degree of drain current reduction•.iIdss. for the second mechanism.
Sample [NA-ND] Thickness VSG .i~ Low
Run (cm-3) (Jim) Threshold (mA/mm) Frequency
(volts) Oscillations
1116 5 x 1014 1.0 -7 0 Yes
1114 5 x 1014 2.0 <-42 2 No
1115 7 x 1014 1.0 -9 0 Yes
1110 7 x 1014 2.0 <-42 45 No
1108 1x 1015 1.0 <-42 0 No
1113 1x 1015 2.0 <-42 45 No
1106 1x 1015 3.0 <-42 110 *
*Functioning circuits could not be obtained due to severe level of sldegatmg.
Table 7- Sidegating Characteristics of Nine Wafers in Experiment #2
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Figure 19 - Electron beam induced current SEM images for samples with [NA-ND]
equal to 1 x lOIS cm·3. From top to bottom the buffer layer
thicknesses are 1.0, 2.0 and 3.0 microns, respectively.
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Figure 20 0 Electron beam induced current SEM images for samples with [NAoNn]
equal to 7 x 101:4 cmo3• From top to bottom the buffer layer
thicknesses are 1.0, 2.0 and 3.0 microns, respectively.
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Figure 21· Electron beam induced current SEM images for samples with [NA"Nnl
equal to 5 x 1014 cm·3• From top to bottom the buffer lay'er
thicknesses are 1.0,2.0 and 3.0 microns, respectively.
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Figure 22 • Sidegating drain current characteristics for experiment #2.
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Figure 23 . Sidegating leakage current characteristics for experiment #2.
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jThe first mechanism is typical of ~he sidegating frequently described in the literature. There is a
distinct threshold voltage between -3 and -10 volts at which sidegating begins to occur. The current
between the sidegate electrode and the MESFET increases rapidly and the drain current is quickly
reduced to zero. This mechanism has been related to the nature of the channe1Jbuffer interface and the
space charge limited current flow between the sidegate electrode and the MESFET channel. Samples
1115 and 1116 were the only. two samples which showed this mechanism. These samples had the lowest
value of [NA-ND] as well as the thinnest buffer layers. Both samples did not show evidence of a clear
NIP junction during Polaron profiling.
The second sidegating mechanism is much different than the frrst and has not been reported in
the literature. Beginning at small negative voltages applied to the sidegate electrode, the drain current is
reduced. Unlike the frrst mechanism described, the current is not necessarily reduced to zero. As shown
in table 7, the level of reduction is dependent upon the buffer layer characteristics. Increasing the
thickness of t~e layer or the value of [NA-ND] increases the degree of maximum current reduction
observed. Once the current is reduced to this level. there is no further reduction in the current. Even at
the voltage limit of the HP4145 (-42 volts). no further reduction was observed. This mechanism is
believed to be the result of depletion of the NIP junction. Even small changes in the depletion width of
the channel would result in such large current changes. This mechanism would explain the large
dependence on buffer layer doping and thickness characteristics.
Sample 1108 showed the best overall characteristics. There was no measureable current
reduction over the entire range of the test. As can be seen by the trend for all the samples with a carrier
concentration of 1 x 1015 cm-3, sample 1108 has a thickness sufficient to inhibit the SCL mechanism and
thin enough to avoid the effects of depletion of the NIP junction at the channel interface. This sample
would be ideal for integrated circuit fabrication since all sidegating is eliminated at all practical voltages.
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C. Backgating
-
Figures 24 and 25 summarize the backgating results for the seven wafers. Only the second type
of mechanism observed in sidegating is observed in the backagating data. The same trends with carrier
concentration and thickness observed for sidegating are obviously present. Backgate leakage currents
also follow the drain current reduction in the same manner as the sidegate leakage current followed the
drain current reduction.
The only real difference between sidegating and backgating is the abruptness of the current
reduction. Threshold voltages are not as well defined and there appears to be an overall reduction of the
current occuring for all buffer types as the substrate is negatively biased. These effects are more than
likely due to the large area back contact and the high density of deep level traps present in the semi-
insulating GaAs substrate. In the case of the sidegating measurements a relatively small contact area is
used and, consequently, only a small volume of material is involved in the sidegating phenomenon.
Traps are filled and emptied very efficiently. For the much larger area back contact, an extremely large
volume of semi-insulating GaAs can effect the MESFET. Inhomogeneities, poor wafer contact and
uneven field distributions all contribute to the measurements.
D. Low Frequency Oscillations
. Low frequency oscillation results are shown in table 7. These results are very consistent with
the results from experiment #1. Wafers which show the existence of an NIP junction do not show
evidence of sidegating by the frrst mechanism and do not show low frequency oscillations in the output
current of circuits. Provided the amount of current reduction through mechanism two is mInimized there
does not appear to be any oscillation problems associated with circuits made from this material.
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Figure 24 • Backgating drain current characteristics for experiment #2.
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s. DISCUSSION
----~- ----
A. Sidegating
The results of the sidegating experiments can be explained using a simple model based on
elementary p-n junction theory and space charge limited current flow theory. At a small sidegate bias of
several volts, p-n junction depletion effects are dominant. At higher voltages, the effects of space charge
limited current flow become dominant. Together the two mechanisms can explain the intial current
reductions observed at small voltages and the catastrophic current reductions observed at large voltages.
To simplify the analysis, a one dimensional model is employed.
I. P-N Junction Depletion Effects
If the depletion width of the p-n junction which is formed at the interface of the active channel
and the buffer layer changes, the corresponding drain current in the PET will also changes due to a
reduction in the thickness of the active channel. Consequently, it is highly desirable to have a buffer
layer which is completed depleted at zero bias on the sidegate electrode. This ensures that any changes
in the sidegate bias will not change the depletion width of the junction and thus not change the current in
the FET. If a negative potential is put on the sidegate contact, the p-n junction between the channel and
the buffer layer is reverse biased but, since there is no remaining charge in the p-type material due to full
depletion, further charge balance changes can not occur. Likewise, if a positive potential is placed on the
sidegate contact, the n-type material under the contact and the buffer layer form a fully depleted reverse
biased p-n junction which cannot grow in depletion width due to a lack of charge. The junction under the
channel region can not shrink to cause any current increase also due to a lack of charge.
From elementary p-n junction theory, the equation for the depletion width on the p-type side of
the junction, Xp, at zero bias is:
(Equation 5.1)
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~ -- Where._Ksjstherelative_dielectric constant, eo is the permittivity of free space, Vbi is the built in
voltage, q is the electronic charge. NA is the net acceptor concentration in the buffer layer and ND is the
net donor concentration in the active layer. Shown below in figure 35 is the value of Xp versus NA for
several values of temperature. It is obvious from the graph that Xp is insensitive to temperature. but very
sensitive to the value of NA' Also, there is a marked increase in the depletion width at small values of
NA• This is obviously due to the NA term in the equation for Xp. ND is negligible since it appears in
both the numerator and the denominator.
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Figure 36 - Xp versus NA for a one-sided p-n junction.
To calculate the maximum effect of the undepleted portion of the buffer layer on the drain
current of the FET. consider the equation for the current in anormal FET.
(Equation 5.2)
Where Idss is the drain current. q is the electronic charge. W is the gate width. vs is the saturated velocity
and a is the thickness of the undepleted active channel. Any change in the depletion width of the n-side
of the p-n junction is a direct change in a. The depletion in the channel due to the p-n junction is related
to the buffer layer depletion region by:
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(Equation 5.3)
Since the maximum the buffer layer can be depleted is simply the buffer layer thickness minus the zero
bias depletion width in the buffer layer, equation 5.3 becomes:
(Equation 5.4)
where LlXn is the change in the channel depletion depth. L is the total buffer layer thickness and Xopt is
the zero bias depletion depth of the buffer layer. Using equations 5.2 and 5.4. the maximum current
change in the FET due to depletion width changes is given by:
(Equation 5.5)
where .1Idss is the change in the drain current of the FET. Therefore. if NA is held constant. the
relationship between the buffer layer thickness and .1Ids is a straight line with slope q W vs NA and an
x-intercept of Xopt' Obviously, as NA is increased. the slope of the line increases and the x-intercept
decreases.
II. Space Charge Limited Current Flow Effects
To model the effects of space charge limited current flow. consider the two possible paths from
the sidegate electrode to the FET. First. current can be injected directly into the buffer layer and flow
through to the FET. Second. the current can be injected into the buffer layer, flow down to the substrate,
acrosss the substrate and back up through the buffer layer to the FET. If either current path passes into
the space charge limited current flow regime. charge will build up between the channel and the sidegate
electrode causing the channel to narrow. This process is marked by a sudden rise in the sidegate current
59
flow with a rapid decrease in drain current of the FET. Schematically this model is shown below in
figur~ 36 with the fIrst path described designated as A and the second path as B. In the diagram. Vsg
represents the applied sidegate voltage, L is the buffer layer thickness, s is the spacing between the FET
and the sidegate electrode and [ NA • No] is the acceptor concentration of the buffer layer.
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Figure 37 • Two possible sidegate current paths which may cause SeL current flow effects.
Path A
To calculate the critical voltage and current for SCL current flow in the buffer layer, two
assumptions must be made. First. the material is fully depleted of free carriers due to the reverse biasing
effects of the p-n junction. Prior to full depletion, the sidegating is modeled by the previous method.
Second, the total trap density in the material, NT' is less than the net fIxed space charge due to the
shallow states, [NA - No]. The material can be broken down into three regions. Region I is dominated
by space charge due to injected carriers from the contact and the injected carriers account for the vast
majority of the free carriers. Region II is dominated by space charge due to the ionized acceptor
concentration, but still has free carriers dominated by the injected charge. Region ill has space charge
dominated by the fixed ionized acceptors but the free carriers are the only significant charge carriers in
the region. When the fIrst region becomes so large that the entire specimen is dominated by it, the
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material is said to be in SCL current flow. Graphically, the three regions are shown in figure 38.
Solutions for the critical currents and voltages is derived in Appendix A.
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-~-=q J.1 e(x)
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--=qdx
nj(X) l1j(x) no
nj(x) [NA-Ncl [NA-Ncl
X=o ~(J) X=L
Figure 38 • Three regions of current flow in depleted region.
As derived in Appendix A. the critical voltage for SCL current flow, VerA' for the p-type GaAs
buffer layer is given by:
(Equation 5.6)
where q is the electronic charge, e is the static dielectric constant and the rest of the variables are as
previously defined. The relationship between VerA and [NA -No] is clearly linear for constant spacing
between the electrodes. If [NA - No] is held constant. then the relationship between VerA and s is
parabolic in nature. An important point to note here is that, as the contact is brought closer to the FET,
the slope of the linear relationship is significantly reduced. Consequently, at very small spacings the
critical voltage is achieved very easily no matter what the value of [NA - Nol.
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Path B
To detennine the critical voltage for path B, it must be detennined whether the buffer layer
.,.
regions are in SCL current flow or whether the substrate is in SCL current flow. Consider the two
equations for the critical current for the two regions. The fIrst equation for the p-type buffer layer is
derived in Appendix A and the second equation for the substrate is a well known result taken from
reference [15]:
(Equation 5.7)
2 22 Pt,o e Jl s
(Equation 5.8)
where Jl is the free carrier drift mobility of the material. PIO is the hole occupancy of the traps and all
other parameters have been previously defIned. Assuming that a fully depleted buffer layer is used. the
maximum possible thickness would be related to the value of [NA - No] by:
(Equation 5.9)
where K=3391. To detennine what value of [NA - No] would cause the buffer regions to reach a critical
value fIrst, the two currents can be set equal to each other. After equating' equations 5.7 and 5.8,
substituting equation 5.9 for L and solving for the critical value of [NA - No]. the equation becomes: ..
(Equation 5.10)
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Using pt •o equal to 2 x 1014 cm-3 from reference [xx] and a spacing of ~ J.lm. the critical value of the net
acceptoI: concentration for the buffer layer is:
(Equation 5.11)
Therefore. for a spacing of 2 J.lm. if the value of [NA - Nol is less than 1.77 x 1014 cm-3• the buffer layer
will dominate the SCL characteristics for path B. For values above this. the substrate dominates the SCL
characteristics and the buffer layer will simply act as a resistor.
Above [NA -NDleritieal' the critical voltage for the substrate to go into SCL current flow can be
given by:
(Equation 5.12)
where (Ver)Substrate is the critical voltage for the substrate and tlVBuffer is the voltage drop across the
buffer. For the substrate to be in the critical region. the current must be given by equation 5.8.
Substituting the value for the critical current and the voltage drop across the p-type buffer from Appendix
A and assuming the buffer layer. is fully depleted. equation 5.12 becomes:
(Equation 5.13)
Therefore. as the value of [NA -No] is decreased VerB is increased. This occurs until the point where the
value of [NA -No] is so low that the buffer layer breaks down directly and VerA is the characteristic
voltage. Conversely. as [NA -No] is increased. the value of VerB is decreased. Thus. the optimum
sidegate threshold is obtained when VerA equals VerB' Unfortunately. solving for [NA - ND] when VerA
and VerB are set equal leads to an equation which does not have an exact solution. Therefore. plotting
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VerA and VerB can provide an adequate soltuion. Figure 39 shows VerA and VerB plotted against
[NA - ND] for several values of spacing. s. As can be seen from the graph. there is a definite peak in the
maximum obtainable threshold as the value of [NA - ND] is reduced. This enhancement is greatly
reduced as the spacing is decreased.
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III. Non-Fully Depleted Conditions
To obtain a full model for sidegating characteristics with respect to the doping and thickness of
the buffer layer. consider the three defining equations just derived:
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I. VerA = (~) (NA - No) (etJ (Equation 5.14)
2
II. VerB = (Vcr)Subs.,.te + [NA -No] e L
2
+ Pl,o e s L (Equation 5.15)
2 eo [NA -No] eo
Where equation 5.15 is a modification of equation 5.13 to treat L as a variable instead of assuming a full
depletion condition. Obviously, VerA is simply a straight line and is dependent on only [NA -ND] and s.
Provided the value of [NA -ND] is greater than the semi-insulating substrate hole trap occupancy value of
approximately 2 x 1014 cm-3, VerA is always larger than (Ver)substnll:' Consequently, VerA starts off
greater than VerB for thicknesses of the buffer layer approaching zero. However, VerB increases very
quickly with increasing values of L and eventually intersects the VerA line. Graphically, figure 40 shows
the relationship between VcrA and VcrB versus the buffer thickness, L.
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Figure 40· (a)VerA and (b)VcrB as a function of the buffer layer thickness, L.
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As the value of [NA -No] is reduced. the VerA curve approaches the VerB curve for low values of L. To
complete the model. equation 5.16 is added to the graph to show the tradeoff associated with buffer layer
depletion effects. The magnitude of .1Ids is also related to the value of [NA -No]. If [NA -No] is
chlUlged. both the slope and the x-axis intercept. Xopt' change. The slope increases for increases in
[NA -No] and Xopt decreases with increasing [~A -No].
Depending on the value of [NA-NoJ, there are three possible results of the above relationships.
XAB• the intercept value of VerA and VerB could be less than. equal to or greater than the Xopt value for
p-n depletion effects. Each of these cases yield different sidegating characteristics for values of L.
Shown in figures 41-43 are a series of characteristics for five values of L for each possible relationship.
Note that for XAB<Xopt there is a range of values of L where the sidegating characteristics are enhanced
and constant. Vera dominates the SCL characteristics in this region and depletion effects are not present.
For case XAB=Xopt. the optimum value for L achieves the highest possible value for SCL sidegating. but
drops off quickly for small reductions in L and goes into p-n depletion effects for small increases in L.
For case XAB>Xopt. the highest value for SCL sidegating is not reached before the depletion effects
begin.
IV. Comparison of Results to Model
For experiment #1 the results and predicted .1Idss and (Vsa)Threlbold are shown in table II.
Buffer Characteristics Measured Value Predicted Value
[N -N ] Thickness .1Idss (VSG ) Thrtlhold .1Idss (VSG ) ThresholdA D
(cm-3) (pm) (mAlmm) (volts) (mAlmm) (volts)
7 x lOIS 1.75 >120 <-14 lSI -434
1 x lOIS 1.75 II <-14 10 -71
3 x 1014 1.75 0 -5 0 -46
I x 1014 1.75 0 -5 0 -22
Table 11 - Results of Experiment #1 Compared to Model
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The values for .1Idss are well predicted by the model. A clear trend is observed as the value of [NA-No]
is increased from a low value of I x 1014 cm-3 which is easily depleted to a value of 7 X 1015 cm-3 which
can not possibly be depleted at a thickness of 1.75 ).lm. 1 x 1015 cm-3 is very close to being fully
depleted at this thickness. These results are consistent with the Polaron profiles which showed no
evidence of an undepleted p-n junction in the 1 x 1014 cm-3 and 3 x 1014 cm-3 samples and progressively
shallower p-n junctions in the 1x 1015 and 7 x 1015 cm-3 samples indicating an undepleted condition.
Results for the (VSG)nu.,bold were consistent with the trend of the model. but did not agree in
magnitude for low [NA-NO] values. Since testing was only done to -14 volts for experiment #1, higher
[NA-NO] values can only be compared qualitatively. The model predicts very high values of (VSG)nu.,bold
and in fact values greater than -14 volts are measured. Below 1 x 1015 cm-3• the model predicts
enhanced thresholds greater than the substrate alone. but when measured the two samples at 1 x 1014
cm-3 and 3 x 1014 cm-3 only had values of -5 volts.
This result can be explained by considering the predicted relationship between the (VSG)nu.,bold
and the thickness of the buffer layer. For 7 x 1015 cm-3 and 1 x 1015 cm-3 the mechansim for
(VSG)Thre,bold is clearly dominated by VerB which is strongly related to the thckness of the buffer layer.
For 1 x10 14 cm-3 the dominant mechanism for (VSG)nu..bold is VerA which is only related to the spacing
of the electrodes and the value of [NA-NO]' Due to the low value of [NA-NO], the total trap density. NT'
becomes important and the model is no longer valid. Reference [22] estimated NT at 2 x1014 for
MOCVD grown layers with this VIlII ratio. Further. the researchers found that as the VIlII ratio is
reduced to grow lower values of [NA-ND]. the EL2 concentration. the predominant component of N,T' is
reduced. Consequently. the value of VerA should drop off more quickly than the model predicts.
Table 12 summarizes the results and predicted values for experiment #2. ~Idss values show the
predicted trend. but differ significantly in magnitude. Two factors can contribute to this degree of error.
First. the model is one dimensional in nature and significant two dimensional effects could result in an
effective thickness greater than the vertical thickness alone. Both the spacing between the sidegate
electrode and the thickness below the sidegate electrode would contribute to the effective thickness.
70
Second. the error of measurement in the the thickness and [NA-No] value are significant. Errors in the
value of [NA-No] would typically be on the high side. Difficulty in estimating the degree of surface
depletion would typically lead to measured values smaller than the actual. By using the measured value
of ~Idss for the I x 1015 cm·3 sample. the value of [NA·No] can be calculated to be 2 x 10 15 cm·3. This
value of [NA·N0] would easily predict the measured value for (VSG)Thre,bold of <-42 volts at that thickness.
Errors in the prediction of (VSG)Thresbold are the same as in experiment # I. The correct trend is
predicted. however. values for thin layers with low [NA-No] values were smaller than expected. Just as
. previously described. the dominant mechanism for these fully depeted layers is VerA and this value is
greatly effected by NT at low values such as 5 x 1014 cm·3. Additionally. at I pm thicknesses. the Fermi
level is greatly effected by the substrate and the active layer. Electrons which diffues into the buffer layer
can raise the Fermic level and further enhance the NT effects on the (VSJThre.bold •
Buffer Characteristics Measured Value Predicted Value
[NA-NO] Thickness ~Idss (VSG ) Threshold ~Idss (VSG ) Threshold
(cm-3) (pm) (mA/mm) (volts) (mA/mm) (volts)
I x lOIS 1.0 0 <-42 0 -28
I xlOIS 2.0 35 <-42 14 -90
1 x lOIS 3.0 >110 <-42 30 -193
7 x 1014 l.0 0 -9 0 -23
7 x 1014 2.0 45 <-42 8 -68
5 x 1014 1.0 0 -7 0 -20
5 x 1014 2.0 2 <-42 4 -55
Table 12 - Results or Experiment #2 Compared to Model
Experiment #3 results and model prediction are shown in table 13. Unlike the first two
experiments. the third experiment had a great many thickness values fpr a single value of [NA-NDJ.
\
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Despite the uncertainty in the measurement of [NA-No], all the wafers were grown with the same reactor
setup and therefore should have as little variance as possible in the values of [NA- No] for the various
. thicknesses in the experiment. Mdss values suggest that the value of [NA-N0] is higher than the meaSured
value, but the value of (VSG)nue,bold at 1.25 pm suggests that the value is correct. Consequently, two
dimensional effects mentioned previously are a more likely reason for the discrepancy than uncertainty in
[NA - No]· Also, if [NA-No] is calculated from the change in .1Idss from 1.75 pm to 2.(X)'pm, the value is
3 X 1015 cm-3. The error in [NA-No] can not be this large and clearly the effect must be a two-
dimensional modeling problem. (VSG)nue,bold values agree well with the exception of the 1.00 pm sample.
Buffer Characteristics Measured Values Predicted Values
[NA-NO] Thickness Idss (VSG ) Threshold Idss (VSG ) Threshold
(cm-3) (pm) (mA/mm) (volts) (mA/mm) (volts)
5 x 1014 1.00 0 -6 0 "20
5 x 1014 1.25 0 -23 0 -27
5x 1014 1.50 5 <-42 0 -35
5 x 1014 1.75 18 <-42 2 -45
5 x 1014 2.00 30 <-42 4 -55
Table 13 - Results of Experiment #3 Compared to Model
B. Backgating
In general. backgating effects should be very similar to sidegating effects. Both p-n junction
depletion and SCL current flow type effects should be present For SCL current flow effects. the model
for sidegating must be modified to describe backgating. Instead of the SCL current flowing through the
buffer layer and a small volume of the substrate. it must now flow through the entire substrate thickness.
The substrates used in this study were semi-insulating and SOO pm thick which will add a considerable
resistance between the FET channel and the backgating electrode. Consequently. the (VSG)nue.bold should
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·be greatly increased in magnitude. In table 14. both the backgating and the sidegating results are
summarized for experiments #2 and #3. Only the sample with the thinnest' buffer layer and the lowest
[N A-N DJ value showed any signs of SCL current flow type sidegating.
-
Buffer Layer Backgating Sidegating
Characteristics Characteristics Characteristics
[NA-ND] Thickness .1Idss (Vso) Threshold .1Idss (Vso) Threshold
(cm-3) (pm) (rnA/mm) (Volts) (mA/mm) (Volts)
I x 1015 1.0 0 <-42 0 <-42
1 x 1015 2.0 0 <-42 35 <-42
1 x 1015 3.0 75 <-42 >110 <-42
7 x 1014 1.0 0 <-42 0 -9
7 x 1014 2.0 9 <-42 45 <-42
5 x 1014 1.0 0 -15 0 -7
5 x 1014 2.0 10 <-42 2 <-42
Table 14 - Backgating characteristics compared to sidegating characteristics for experiment #2.
The onset of junction depletion type sidegating should not be effected by the increased
resistance of the substrate. Only a small voltage is necessary to fully deplete the p-n junction at the
channel interface. As seen in table 14. this is generally true for all of the wafers in the experiment. The
two dimensional effects mentioned previously should be less prevalent in the case of backgating since the
geometry confonns more closely to the original assumption of a one dimensional system. Although there
is not enough data to completely support this statement. the data from experiment #3 shown in table 15
suggests that it may be true.
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Buffer Layer Backgating Sidegating
Characteristics Characteristics Characteristics
[NA-ND] Thickness .1Idss (VSG) Thmhold .1Idss (VSG) Thmhold
(cm-3) (pm) (rnA/mrn) (Volts) (mA/mm) (Volts)
5 x 1014 1.00 0 <-42 0 ~6
5 x 1014 1.25 0 <-42 0 -23
5 x 1014 1.50 5 <-42 5 <-42
5 x 1014 1.75 10 <-42 18 <-42
5 x 1014 2.00 25 <-42 30 <-42
Table 15. - Backgating characteristics compared to sidegating characteristics for experiment #3.
C. Low Frequency Oscillations
The low frequency oscillations measmed in this study were exhibited extreme light and
temperature sensitivity. The oscillations began at temperatures ranging from room temperature to 40 0c.
As the temperature was increased. the amplitude and the frequency of the oscillation increased.
Eventually. the entire output of the amplifier would become distorted when the oscillation became too
large. If the light ambient around the circuit was changed. the oscillation would either disappear or
simply change in amplitude depending on the level of the light and the particular device being measured.
Clearly. the effect is related to the deep level traps in the material and similar to the many literature
references to low frequency oscillations. Two common mechanisms proposed in the literature are related
to field enhanced capture of electrons by deep centers such as EL(2) in the semi-insulating gallium
arsenside.
The first mechanism suggested by Miller and Bujatti[20J involves the slow movement of high
field domains through the semi-insulating GaAs. A domain is formed when a high electric field is set up
between two contacts to semi-insulating gallium arsenide. The field directly under the negative contact '.
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becomes extremely high and deep trap levels such as EL(2) which have voltage dependent occupancy
levels be~ome filled. Eventually the local field becomes extremely high due to the depletion of free
carriers. Since the diffusion rate of electrons is much greater than that of holes. the high field region "
known as a domain moves slowly in the direction of the electric field. When the domain reaches the
positive electrode it is annhilated and a new domain begins to form at. the negative electrode. The
velocity of the domain depends upon many factors such deep trap level concentration. temperature and
carrier drift mobilities. In a circuit. if the domain travels from a negatively biased electrode to the
channel of an FET. the charge balance at the channel interface is disturbed and a temporary change in the
drain current occurs much like the more prolonged DC sidegating condition. When conditions such as
temperature and trap densiities are changed. so are the frequencies with which domains can travel from
one electrode to the next. In support of their proposed mechanism. Miller and Bujatti found that the low
frequency noise spectrum of the drain current and the leakage current from a sidegate electrode
correlated perfectly.
The second mechanism. proposed by Wager and McCamant[29J, involves the cyclical formation
and annihilation of a high field region at the interface of the channel and the buffer layer. Electrons are
injected into the channel interface by the field between the source and drain of the FET during operation.
These electrons are trapped and the charge balance is upset causing a reduction of the drain current. This
creates a new field distribution in the channel and corresponding interface region. By some mechanism
which the authors do not make clear. the high field region is uniformly ionized and the field returns to its
original state. Electrons are once again injected into the interface region and the cyclical process begins
again. The authors found that the effect was highly sensitive to the bias conditions of the FET and did
not require any external electrode biasing to occur. Consequently. they concluded that the effect was not
related to domain propagation.
The results from all three experiments in this study were highly consistent When the buffer
conditions were such that SCL current flow type sidegating was suppressed considerably. there was no
evidence of low frequency oscillations. When SCL current flow type sidegating appeared with low
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(VSG)TIuesbo1d' every circuit tested had low frequ~ncy oscillation problems. No relationship was detected
between n-p junction depletion type sidegating and low frequency oscillations. These results are not
surprising considering the mechanism proposed by Miller and Bujatti. If there is a large enough voltage
drop across the buffer layer to suppress SCL current flow and raise (VsJTIueabold' then the necessary
voltage to achieve domain propogation is also increased. The low electron density and EL(2)
concentration in the p-type MOCVD grown buffer layer eliminates the possibility of domain propogation
directly through the buffer layer..
The mechanism proposed by Wager and McCamant seems to be a highly unlikely explanation
for the results just described. Consider the band diagrams for the five buffer layer conditions for
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Figure 44· Band diagrams for the five buffer layers in Experiment #3.
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experiment #3 shown in figure 44. The difference between the barri.er presented by a 1.00 J.lm buffer
versus a 1.50 J.lm buffer of the same [NA-ND] value. such as shown for experiment #3. is the same if the
electrons are being injected into a small volume just beneath the channel. However. if the electrons are
being injected into the substrate. the barrier increases with increasing buffer thickness. Consequently. the
experimental results which show that there are no oscillations when the thickness is increased to a
minimum value. suggest that the effect is the result of electrons being transferred to the substratelbuffer
interface and not the buffer/channel interface. This result is consistent with the EL(-2) concentrations of
the buffer layer and the substrate which are approximately 2 X 1014 and 2 x 1016 cm-3, respectively.
Since the ionized EL(2) represents only approximately two percent of this value. the likelihood of the
occupancy of traps in the buffer layer contributing to the charge balance of the junction is very small.
At this time the question of whether the oscillations occur due to a stationary domain or one
traveling from a nearby electrode can not be answered conclusively. As shown above. the mechanism
must occur at the substrate interface with the buffer layer and not at the buffer layer interface with the
channel. A clear mechanism for the formation and annhilation of the stationary domain does not exist.
However. the movement of the domain from an additional electrode is well documented and changes in
frequency with temperature. starting material and circuit geometry are easily explained.
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6. CONCLUSIONS
The use of MOCVD to prepare the p-type buffers used in this study was highly successful. The
growth of material with different net carrier concentrations by varying the gas flow ratios and thus the
carbon incorporation was found to be highly reproducible. The use of Hall effect testing to determine the
appropriate growth conditions to achieve the desired net carrier concentration was found to be extremely
important. Electrochemical capacitance-voltage profiling with a Polaron was found to be an effective
means of monitoring the characteristics of the channel/buffer interface. Due to depletion effects. the
technique can not provide a direct measurement of the net carrier concentration of the buffer layer. but it
can clearly indicate the degree of depletion. Obviously, this is a measure of both the thickness and the
net carrier concentration of the buffer layer since both contribute siginificantly to the level of depletion.
Both non-fully depleted buffer layers and fully depleted buffer layers resulted in clearly different profile
results. This technique provides a more than adequate screen for material in a manufacturing
environment.
Several conclusions can be drawn about sidegating in MESFETs from this investigation. As
reported by many other researchers, sidegating is the result of space charge limited current flow between
the sidegate electrode and the MESFET channel region. When deep level traps become full, there is a
sudden catastrophic decrease in the drain current of the MESFET due to a large change in the depletion
region between the channel and the underlaying material. This effect can be eliminated by the placement
of a p-type layer of sufficient space charge between the active channel layer and the substrate. However.
if the thickness and net carrier concentration of this layer are not chosen correctly,.p-n junction depletion
"r
effects will result in a sidegating phenomenon which occurs with the application of very small voltages.
A one dimensional model incorporating both types of effects was found to be adequate in predicting the
trends measured when the thickness and net carrier concentration were systematically varied. The model
'indicates that for a given sidegate spacing there is an optimum thickness and net carrier concentration
which will give the maximum sidegating threshold voltage and no p-n junction depletion effects. As the
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sidegate electrode spacing is decreased. the maximum achievable sidegate threshold is reduced.
Consequently. there is. a fundamental limitation for the spacing of devices for reasonable voltage swings.
Backgating effects were found to be similar to sidegating effects with the addition of a large
resistance due to the substrate thickness. Space charge limited current flow type sidegating effects were
not observed in backgating measurements. This is probably due to the extremely high resistance of the
substrate and, more importantly, the large distance between the back of the wafer and the channel. All
backgaiing measurements were made on 500 11m wafers and. consequently, the applicability to true
circuit operation is dubious. P-n junction depletion effects were found to be nearly identical to those
measured insidegating. This result is consistent with the small voltage necessary to completely deplete
the p-n junction. Again. the use of the optimum buffer layer thickness and net carrier concentration was
found to eliminate both forms of backgating.
Low frequency oscillations in the circuits studied was found to be the result of either a fixed
hjgh field domain beneath the channel or the propagation of a high field domain from a nearby electrode.
Althoug~ it can not be conclusively deduced that the low frequency oscillations in the circuits studied are
the result of propogating domains rather than stationary d0mains, several facts support the propagating
domain theory. First. the suppression of oscillations is a function of the thickness of the buffer layer as
well as the net carrier concentration. This suggests that the barrier must prevent channel electrons from
flowing into the substrate and not just stop them from passing into the channel and buffer layer interface.
Therefore. the domain formation must be occurring in the substrate and not in the buffer layer. Second.
the mechanism which causes a stationary domain to oscillate is unclear. Wager and McCamant[29]
found that they needed to bias the device near the knee voltage to observe oscillations. In the circuits
studied in this investigation. none of the MESFETs are held continuously at their knee voltage. Third.
there was no indication during the measurement of the devices in this study that there was a self
oscillation mechanism. Once again. the appropriate choice of buffer layer thickness and net carrier
concentration eliminated all low frequency oscillations. This result is believed to be the result of an
increased barrier between the channel and the substrate.
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8. Appendix A • Current Flow in p.type GaAs Grown by MOCVD
Two assumptions must be made about the material to model the current flow. First. the material
is fully depleted of free carriers due to p-n junction dynamics. Second. NT in the material grown by
MOCVD in this V/III ratio range is always below the net carrier concentration of the material. Using the
method of "regional approximation" outlined by Lampert and Schilling [15], the material can be broken
up into three regions. In Region I, the space charge due to injected carrier~, nj(x), dominates the electric
field and is the major contributor to free carriers in the region. In region II, the injected carriers are still
significantly greater than the thermally generated free carriers. no(x); however, the space charge is
!
dominated by the fixed charge, [NA - No], due to the shallow acceptor concentration. In region III. the
thermally generated carriers are significantly greater than the injected carriers, but the space charge is
still dominated by [NA - No]' Figure 43 shows the three regions and the defining current flow and
electric field equations related to each region.
Region
II III
J-~-=
q I.l e(x)
e de
--=qdx
nj(x) ni(x) no
ni(x) [NA-NO] [NA-No]
X=o X=L
Figure 43· Regional Approximation Model of SCL Current Flow'in P.type GaAs
Where, x =0 is the injecting electrode and x =L is the collecting electrode. The transition planes Xl (J)
and x2(J) are functions of the current flow, 1. As the injected current increases. the transition planes
move toward the collecting electrode at x = L. At a critical current. Jcri ' region III exits the material and
only regions I and II exist. Eventually at Jcr2 ' regions II and III no longer exist and the material is in
space charge limited (SeL) current flow.
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To solve for the. current flow in' each of the regions. it is convenient to define the three
dimensionless parameters:
q2 n 2p x
w= 0
eJ (Equation A.I)
Where e(x) is the electric field at x. p is the electron drift mobility. e is the static dielectric constant. Vex)
is the potential at x and all other variables are as previously defined.
The conditions for region I can be written as follows.
e de
- - = n·(x)qdx I
Transforming equations A.2 and A.3 into dimensionless variables.
du =_
dw u
The same procedure can be followed for region II.
Where C is defined as.
C = .;;-.[N..:.:,A_-_ND=]
no
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(Equation A.2)
(Equation A.3)
(Equation AA)
(Equation A,S)
(Equation A.6)
(Equation A.7)
(Equation A.8)
For region III:
du = C
dw
(Equation A.9)
(Equation A.lO)
(Equation A.II)
Transition planes between regions I and II and regions II and III serve as boundary conditions for
solution of the equations in each region. Between regions I and II, the injected space charge equals the
fixed space charge, and between regions II and III the injected free carrier concentration equals the
thermally generated free carrier concentration.
(Equation A.l2)
(Equation A.l3)
Converting to dimensionless variables, equations A.12 and A.13 become,
- +
u2 = u(w2) = u(w2) = I
(Equation A.14)
(Equation A.l5)
To solve the overall current flow equation, each region. must be evaluated. For region I,
eq~ation A.4 can be rearranged and integrated,
u w
JUdu = Jdw
o 0
u2
w=-
2
(Equation A.16)
(Equation A.17)
(Equation A.l8)
(Equation A.l9)
Equation A.l can be rearranged to give equation A.l8 which can be integrated using equation A.4:
w u u
V = JUdw = Ju ~: du = Ju2du
o 0 0
u3v=-
3
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Using the boundary condition from equation A.l4 and evaluating at x = xI'
I I IUt=- wI =- vl =-C 2Cz 3C3
Substituting into equation A.l,
XI =--1-Z-Z-2 C- q no J.l
For region II the same procedure can be followed to solve for w and v,
U W
fdu= fCdw
UI WI
w=.!! __1_
C 2Cz
U
V = VI +f u ~: du
UI
uZ Iv=---
2C 6C3
Evaluating at X = Xz using the boundary conditions from region I,
I I I I
uz= I wz=--- vz=---C 2Cz 2C 6C3
Substituting into equation A.I to solve for xz,
Again, the same procedure can be followed for region III,
U W
fdu= fCdw
Uz wI
w=.!! __1_
C 2Cz
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(Equation A.20)
(Equation A.21)
(Equation A.22)
(Equation A.23)
(Equation A.24)
(Equation A.25)
(Equation A.26)
(Equation A.26)
(Equation A.27)
(Equation A.23)
(Equation A.24)
u2 Iv=---
2C 6C3 (Equation A.25)
By evaluating the equations at x = L and using equation A.I to transfonn the equation. the
current-voltage relationship for J < JerI can be obtained,
Solving for JerI and Yerl •
J _ [NA -NDl q2 no ~L
erl - e
[NA -ND] L2 q
Yerl = 2e
By the same method. the relationship for JerI < J < Jer2 is obtained,
And the corresponding critical current and voltage are obtained,
(Equation A.26)
(Equation A.27)
(Equation A.27)
(Equation A.28)
(Equation A.29)
(Equation A.30)
When only region I remains in the material, the well known perfect-insulator square law is obtained for
the SCL current flow regime,
(9) y2J= - e~-8 L3
)
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(Equation A.3I)
VITA
Charles Tato was born in Niagara Falls. New York on January 15. 1962. He is the son of
Charles A. Tato Sr. and Henrietta A. Tecchio. He graduated from Lafayette College in Easton.
Pennsylvania in 1984 with Honors in Chemical Engineering. He joined AT&T microelectronics in 1984
and has worked in the gallium arsenide integrated circuit development group until the present time'.
~
\
88

